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TEC'11K1('A I. MEMORANDUM
A PROGRAMMABLE POWER PROCESSOR FOR
A 25-kW POWER MODULE
INTRODUCTION
Anticipation of the advent of the Space Shuttle with its associated tow
cast space travel has ,parked tilt ,
 imagination of (ht, scientific and industrial
corllnlltnities. 'I'hcir erlthusiasIII is ottl% slightly danlpcnecl h\ the rcaliiation
that the time duration and cne ► -^v avail:lhle for cxperi III t,ntation art, somewhat
limited in the Shuttle. 1'he,c limitation, arc the result of the Ilse of
fuel cells as the Shuttle Orbiter's prinlar y
 powt,r source. limited volulllc for
stowage of fuel cell consunlahles dictate, these limitations. These considera-
tions ha\c led ;NASA to investigate tilt , possihilih of using; a 25-kNY Power
Module (Fi o^ . 1) N\ith solar arr:tvs as a prinlam. energy source to provide
electrical power and energv, thus alhming much longer duration missions and
hioller power experiments.
A study was made to define the• approach ;'or all 	 Power S'N•stem
( Ellh) with requirements to supply	 I.\V to the Shuttle Orbiter and housekeeping
requirements of 2 k\\' for :, wars with little or no maintenance. Tnese require-
ments are for more than three tinit,, the 1)(M01 •
 and seven tittles the life Of the
Sk\lah EPS, which was the largest EPS of this t\pc oti)ited to date. A compari-
son of ~\-stools using; Skvlah hard\\are
 with new s\'stenls using high voltage solar
arrays and hatteries and new technoloo;v components revealed LIPS savings on
the order of -4 1.;111 for cost, 2S0O Icg for weight, and 1 k\\' for E."S power losses
with the neW high voltage system. The Orbiter dictAcs that tilt , s\• stelll output
r,`llmill :1 nomill:11 2S Vdc•.
A progr:mmlable power processor (1'") \chich can meet the requirements
for tilt- 25-1,\\ 1 1o%er 'Mmitile :is well as :l Hide range of ether lx , tvnh:ll applica-
tions was em isioned, and development. effort has begun (11. A single lxmcr
process„. (1'^) , capalllc of having its output rh:uartcl istics prog.anlnit,d by an
internal microcomputer using :1 tllicroprocessol central processing unit, is
Proloscd. M ith an input voltage up to 100 \' and ;1n output voltage ranging from
2S to 170 V, at Ill) to lot) A, the P" 41'vi• s a unique challenge. HowIrver, the
promised saving's indicate that the challenge is North accepting.
The concept of programming a switching regulator was demonstrated in
1976 on a basic 30-V regulator under microprocessor control. The output
voltage, voltage droop (output impedance), and output current were all con-
trolled by merely reprogramming the microprocessor. This definitely proved
the feasibility of such a device. The next step was to select power and voltage
ranges to provide the broadest range of applicability without exceeding available
component technology. A look to the future, which will have even larger power
requirements, led to the conclusion that a nominal 10-kW, 100-V output power
processor would be reasonable. The 25-kW Power Module which emerged in
this time frame, being an ideal application for the P 3 , helped in making this
decision. A breadboard was assembled with the battery charger and regulator
capability. Test results from this breadboard P 3
 are discussed in the following
paragraphs.
A PROGRAMMABLE POWER PROCESSOR
BASED POWER SYSTEM
The power system configuration is modularized from the power source
to the output busses ( Fig. 2) . A specific portion of the :.ular array is dedicated
to one charger/ battery/ regulator system or Power Processing Group (PPG).
The charger in each PPG will process all of the power from its solar array
section, using all power not required by the bus regulator to charge the battery.
When the bus power requirement exceeds available solar array power, the
charger will deliver the maximum available solar array power and the battery
will make up the balance. The power voltage levels and regulator design were
chosen in anticipation of future large space power systems using higher voltage
distribution networks. Evaluation of requirements led to the decision to specify
operation over an input voltage range of :30 to 400 Vdc and an output voltage of
24 to 180 Vdc programmable. The output current is specified as 100 A maximum
programmable. The power stage of the P 3 uses three 100-A, 500-V transistors
in parallel stages to meet these requirements.
The switching power processors are of the standard "buck" configuration.
When used as chargers they will operate with a nominal input of 180 to 360 Vdc
and an output of 120 to 170 Vdc. When used as a bus regulator they will use the
120 to 170 Vdc as an input to generate the required bus voltage. Data discussed
below show the efficiency of the P 3
 for these conditions and for operation into a
medium voltage bus (100 to 130 V) .
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If the bus voltage is a nominal 115 Vdc, it is apparent that the buck con-
figuration is a good choice for the regulator and charger. however, as noted,
the required bus output is 30 Vdc and the buck configuration is riot the most
efficient way to accomplish such a large voltage reduction. In spite of this it is
considered cost effective for the 25 kW Power Module to use the approach that
identical regulators can be used effectively for the charger and regulator with
only the nominal output voltages being different, thus saving development costs.
The reducod efficiency from utilizing the same power component configuration
in the charger and regulator is minimal and is considered preferable to develop-
ing a different bus regulator whose technology might not be applicable to future
high voltage distribution systems.
A disadvantage to using the buck configuration for the bus regulator is
the problem of protecting the loads from over-voltage in the event of regulator
failure. In the 25-kW Power Module this will be accounted for with a shunt
regulator oil 	 load bus to clamp the voltage until protection devises can clear
a failed regulator off the line. This method was successfully used on one of the
primary power systems oil 	 and has the added benefit of clamping the bus
during any unforeseen transient condition.
Microprocessor Control
The task of two identical regmlators performing different functions is satis-
fied by microprocessor control. Experience with large space power systems,
such as Skylab, indicates a need for greater flexibility in EPS management.
Microprocessor-controlled reg=ulators and chargers provide this capability.
In the future, the P 3 could be a key element in a self-managing space power
system. however, such onboard computer management of the entire EPS has
not been proposed for the 25-kW Power Module. The development time and cost
prohibit its implementation within the desired tinie frame. However, develop-
ment of a P`1 is considered an essential first step towards this goal. The
expertise gained in utilizing its flexibility through ground control will provide
a data base for developing self-management concepts.
Microprocessor control of a regulator has been demonstrated using an
Intel 8080 and a Motorola 6800 based system. The microprocessor system acts
as a controller/ interface (Cl I) x hich exercises its primary control through a
digital to analog interface with the regulator or P2 . This programmable voltage
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will be used as a reference adjust voltage in the analog feedback loops of the P2.
The Cl I will accept up to 16 analog inputs for data needed for deterniining its
program voltage output and also for generating its outputs to the: spacecraft
telemetry data bus. All other C/ I interfaces are digital: a command and data
bus interface with the spacecraft and miscellaneous discrete interfaces with its
P2 and other power elements in the PPG. A block diagram of the C/ I will be
used in the first PPG breadboard is shown in Figure 3. Determination of the
digital hardware for a final development unit is being delayed until a final
configuration is defined. Preliminary sofhvare has been developed for both
P3's in the PPG.
The battery charger's primary function is to make all of the solar array
power available to the battery and regidator. With the charger output and the
bus regulator input connected to the hatter,-, the charger must determine the
maximum solar array power available and deliver it tc the battery terminals.
The bus reg-ulator will draw what it needs and the excess will recharge the
battery, . The charger draws the maximum solar array power by "hunting" for
the peak power point oil
	 solar array- voltage/current output characteristics.
The charger P2
 will use the programmed voltage reference to control its input
current while the CI  will periodically vary the program voltage to determine
is more input power is available at a higher or lover input current. This peak
power tracking will continue as long as the battery parameters indicate that it
can accept any excess power. The C/I will be n ►onitoring the batter,
 parameters
and will determine when to terminate peak bower tracking and control the charger
P2
 input current to cause a constant output voltage. This will taper charge the
battery until it is completely recharged. The constant output wltage programmed
will be dependent upon the battery temperature. Frill recharge is when all
ampere hours removed on discharge are replaced, including a predetermined
extra amount to account for charge/discharge inefficiencies. The C/ I will
perform a time integration of the batter
.
\ current to determine the battery's state
cf charge. A simplified flow diagram of the sofhvare for the development P3
charger is shown in Figure 1. Software for this program ►
 has been written and
implemented oil breadboard P 3 121.
The bits regulator will use the programmed reference to control its
output voltage. Its software will be comparatively simple: the C/I will monitor
the output current and vary the output voltage to present a programmed source
impedance to the load bus. This will help the PPG's share the load. Another
function that will be monitored for real-time control is all
	 from a battery
protection circuit. This will indicate if several batter • cells can no longer
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carry the load, and the C/ I will then reduce the programmed output voltage to
reduce the load oil battery . This software has also been written and tested
successfully 121.
The delays in software execution prevent the C/ I from being effective
in controlling power compone,it stresses under fault conditions. Thus, the Pz
will be current limited by an analog feedback within the power stages. This
still allows programming ail 	 output current control through programmed
voltage control.
Power Processor
The Pz ( Fig. 5) is a challenge in several areas: poNver transistor
stresses, optimum capacitor bank configurations, thermal control, and com-
patibility at the digital system with the switching electromagnetic interference
(EMI).
The peak voltage stresses are the first concern because component
current levels can be reduced by addin g parallel power elements. To minimize
peak voltages, a decision was made to design the buck power stage for operation
to 100 percent duty cycle. This requires a base drive that is always sufficient
for maximum loads rather than a simpler more efficient current feedback base
drive technique which requires a minimum OFF time to reset the magnetics.
Three parallel power stages, operated phase-sequenced with each power
transistor having its oxvn commutating diode and filter inductor, are used to
provide the 100-A output. This presumes the availability of transistors that
can switch 50 A at 100 Vde with established reliability and adequate speed. At
this time only two candidate transistors have been investigated. A Westinghouse
device, the D60T type, developed under a NASA LeRC contract shows the most
promise. The transistors were tested in a breadboard of one power stage with
the results extrapolated for a full P 3 as shown in Figures G through 10. In those
cases where the efficiency is not plotted to 100 A, the reason was because of a
lab power limitation. Facility modifications are currently being made to permit
testing of a full scale P 3
 recently completed to its rated output power. Th y. data
presented show that the P 3 used as ail 	 regulator for the Power Module will
operate between 88 and 00 percent most of tl• ^ time ( Fig. 6). Figures 7 and 8
are typical of operation into a medium voltage bus (100 to 1:30 V) that might be
used on a 100- to 500-kW space power system. There the efficiency would be
nominally between 96 and 98 percent. Figures 9 and 10 are typical of a mini-
mum and maximum charger output voltage for either system (only the output
current would differ) . Again, the nominal output efficiencies are 96 to 98
percent.
The power stages run at a fixed frequency of 10 kHz with the ON time
variable up to 100 percent. Balancing the load and maintenance of proper
phasing between power stages is easier to implement under constant frequency
control. The ON time for each power stage is determined by a comparison of
two signals: one a function of the particular transistor current, the other
dependent oil 	 output voltage error and current in the output filter capacitors.
The latter signal will be common to all power stages, thus insuring balanced
loading. Utilizing the switching transistor current in the control scheme allows
minimum delay time in limiting the peak stresses in the transistors. Optimiza-
tion of the feedback is simplified by not having to account for rapid changes in
the source characteristics of either regulator. Response to step changes of the
output load is the major consideration.
The input filter bank in the breadboard P 3 is currentl y
 planned to be a
series-parallel combination of tantalum cased tantalum wet-slug capacitors.
This arrangement is far from ideal, but it offers high density ener*' storage
capability and meets NASA/ 11SFC specified reliability and design criteria.
The development of improved film capacitors is being watched ill
of their eventual use in this area. For the input filters a limited reduction in
capacitance will be acceptable if there is a si gnificant improvement in the
dissipation factor; the filter currents are highest oil
	 input side of a buck
regulator.
The output filter requirements put a premium oil
	 capacitance values;
there are minimal high frequency components in the output filter current but,
with step load changes, the capacitors need to limit the excursions of the output
voltage. In this application the series-parallel tantalum capacitors may still
be the optimum solution.
The basic mechanical design of the P3
 will be driven b; the need i.o Limit
the junction temperatures of the main power transistors. The dissipation in
each junction will be approximately 200 W at maximum load, which requires
lows thermal resistance from case iu eat sin!.- as well as from junction case.
A separate packaging study is being performed to evaluate this.
6
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Packaging of the power processor will also concentrate on minimzing the
length of the loops that carry currents with high di/d± components. The major
source of this type of EMT is the path including the input capacitors, switching
transistor, and the commutating diode. The source of the highest dv/dt EMT
is the base drive circuitry which is referenced to the emitter of the switching
transistor. Care in the layout of those two areas should minimize the need for
filter ing in the interfaces between the P2 and the C/I. These problems are also
the subjects of the study dedicated to packaging the P3.
CONCLUSION
The need for higher voltage levels and programmable power processing-
In the space power systems envisioned for the future is self-evident. The scale
of the 25-kW Power Module presents an opportunity for development of technology
that will relieve the growing energy demands on the Shuttle and aid in designi:rg
the larger electrical power systems that will be needed later. For example, by
increasing the load bus voltage to 120 V and providing larger energy sources
and storage, the P3 regulators (discussed herein), reprog:animed for 120 V
output, provide 144-kW peak power to the load busses. The outline of the power
processing elements being developed for the 25-kW Power Module indicates the
major design -)roblems and how the proposed configuration addresses those
problems. In general, the design does not require drastic advances in state-of-
the-art components but rather a maturing of current technology to the established
reliability realm.
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